

Proposed Instructions for the RISC-V Base P Extension

John Hauser

December 18, 2024

Warning! This document is only a draft proposal and is not an official document of the RISC-V International Association. The Base P extension that is eventually ratified by RISC-V International is liable to differ from this proposal in many details.

This document proposes a set of instructions for the RISC-V Base P extension, both for RV32 and for RV64.

The changes in this version (012) from the previous one (011) are explained here:
<https://lists.riscv.org/g/tech-p-ext/message/511>

The instructions being proposed for the Base P extension are listed here by name, but this document does not, for the most part, describe exactly what each instruction does. Rather, instruction names are constructed based on instruction function, according to a set of rules given by another document, *System for RISC-V P Extension Instruction Names*. **Inferring the function of each instruction from its name requires a thorough understanding of the naming system used for instructions, explained by that other document.**

1 Commonalities

Some general principles apply to the selection of instructions for the Base P extension:

- The default width of operands is XLEN, 32 bits for RV32, or 64 bits for RV64. Where both RV32 and RV64 have the same packed-SIMD instruction, the instruction operates on 32-bit-size operands for RV32, but 64-bit-size operands for RV64, unless indicated specially otherwise.
- An instruction can have no more than three independent register operands: two source operands and one destination. But unlike the base RISC-V ISA, instructions may both read and write their destination operand, which is necessary for accumulate operations, for example.
- Instructions with register-pair operands exist only for RV32, not for RV64. RV32 needs register-pair operands in order to operate conveniently on 64-bit fixed-point values, but RV64 already supports 64-bit values inherently.

(Although some computations might benefit from specialized RV64 instructions with register-pair operands, the extra costs of implementing register-pair operands in a physical processor are judged not to be justified for only a few, limited uses. For applications that really need 128-bit or wider packed-SIMD operands for performance, product developers are advised to look to the RISC-V V extension.)

- An instruction with register-pair operands (RV32 only) can read from a maximum of one register pair and two single registers, or equivalently, a maximum of two pairs. For example, if an instruction reads from a register-pair destination operand, and both its source operands are also registers, the source operands can be only single registers, not pairs.

(This rule limits the number of register ports and associated forwarding paths needed in a hardware implementation, when instructions are not broken into multiple micro-ops.)

- There is no concern for overflow of 64-bit values. Hence, there are no instructions that saturate doubleword results, and no instructions that perform averaging addition/subtraction of doublewords.
- For all instructions that accumulate (adding a computed value to the previous value of the destination operand), the accumulate addition does not saturate. If saturation is needed, a separate instruction for saturating addition must be executed.
- No instructions exist that do subtract-accumulate (subtract a computed value from the previous value of the destination operand). If needed, subtraction must be done by a separate instruction.
- For any instruction that includes an accumulate operation, an equivalent instruction without accumulate is usually provided too.
- Among instructions that exist primarily to aid complex arithmetic, only halfword-size and word-size elements are supported, not byte-size, because complex numbers with byte-size components are not considered common enough to justify dedicated instructions. (Unsigned components are also not supported, for obvious reasons.)

Most packed-SIMD instructions that do not multiply have a fairly regular structure, whereas those that do multiply exhibit more variety. The instructions of the Base P extension that do not perform any multiplications are listed in the next section, while instructions that do multiply are grouped together separately in Section 3.

2 Instructions without multiplications

The non-multiplying instructions proposed for the Base P extension are presented in tables in two subsections, the first for instructions that do not have register-pair operands (RV32 and RV64), and then another for instructions with register-pair operands (RV32 only).

The following explains the more unusual or esoteric functions among the proposed instructions:

SH1ADD, SSH1SADD:

Function SSH1SADD (saturating shift left by 1, saturating addition) is a double-saturating version of the Zba extension’s SH1ADD instruction. It serves as a building block to better support full-width “Q-format” products (a full-width product shifted left by 1 bit) in combination with saturating addition. While the operation of shifting left by 1 bit and saturating, “SSH1”, can be done using SADD, having SSH1SADD available allows two instructions (SADD and SADD) to be reduced to one.

SH1ADD is of course the same computation without any saturation. This can be useful as well for full-width “Q-format” products in circumstances where saturation is not needed or desired.

Instructions for byte-width SH1ADD or SSH1SADD are not proposed because full-width products are always at least 16 bits wide.

PACK, PACKBT, PACKTB, PACKT:

See: <https://lists.riscv.org/g/tech-p-ext/message/247>

ZIP, UNZIP, WZIP:

See: <https://lists.riscv.org/g/tech-p-ext/message/287>

SLX, SRX:

Shift Left Extended and Shift Right Extended.

See: <https://lists.riscv.org/g/tech-p-ext/message/267>

<https://lists.riscv.org/g/tech-p-ext/message/272>

<https://lists.riscv.org/g/tech-p-ext/message/277>

MVM, MVMN, MERGE:

Move Masked, Move Masked Not, and Merge.

See: <https://lists.riscv.org/g/tech-p-ext/message/267>

<https://lists.riscv.org/g/tech-p-ext/message/276>

WADD, WADDA, WSUB, WSUBA:

For RV32, instructions for widening addition and subtraction, with and without accumulate, are justified as follows: First, addition/subtraction in various forms are among the most common operations of a computer. Second, other widening instructions for RV32, such as WMACC (widening multiply and accumulate), also require the same structure, with single-register source operands, and accumulation into a register-pair destination. And third, much like SH1ADD and SSH1SADD, widening addition/subtraction is useful sometimes as a building block for functions that may exist as single instructions in other architectures but not in the Base P extension for RISC-V.

2.1 No operands are register pairs

B RV32/RV64	H RV32/RV64	W		D RV64 only
		RV32	RV64	
PLI.B (*1)	PLI.H (*2) PLUI.H	(ADDI) (LUI)	PLI.W (*2) PLUI.W	(ADDI) (*3)
PADD.B.B0 PADD.B PSUB.B PSADD.B PSADDU.B PSSUB.B PSSUBU.B PAADD.B PAADDU.B PASUB.B PASUBU.B	PADD.H.H0 PADD.H PSUB.H PSADD.H PSADDU.H PSSUB.H PSSUBU.H PAADD.H PAADDU.H PASUB.H PASUBU.H	(ADD) (ADD) (SUB) SADD SADDU SSUB SSUBU AADD AADDU ASUB ASUBU	PADD.W.W0 PADD.W PSUB.W PSADD.W PSADDU.W PSSUB.W PSSUBU.W PAADD.W PAADDU.W PASUB.W PASUBU.W	(ADD) (ADD) (SUB) (*4)
(*5)	PSH1ADD.H PSSH1SADD.H	(SH1ADD) SSH1SADD	PSH1ADD.W PSSH1SADD.W	(SH1ADD) (*4)
(*6)	PAS.HX PSA.HX PSAS.HX PSSA.HX PAAS.HX PASA.HX	<i>not applicable</i> (*7)	PAS.WX PSA.WX PSAS.WX PSSA.WX PAAS.WX PASA.WX	<i>not applicable</i> (*8)
PDIF.B PDIFU.B PSABS.B	PDIF.H PDIFU.H PSABS.H	(*9)		(*9)
		(*10)		(*4)
PREDSUM.B PREDSUMU.B	PREDSUM.H PREDSUMU.H	(ADD) (ADD)	PREDSUM.W PREDSUMU.W	(ADD) (ADD)
PDIFSUMU.B PDIFSUMAU.B	(*11)			

- (*1) PLI.B (Packed-SIMD Load Immediate, Byte elements) can load any 8-bit immediate into all destination bytes.
- (*2) The immediates that can be loaded into halfword and word elements are 10 bits wide, signed. PLI (Packed-SIMD Load Immediate) and PLUI (Packed-SIMD Load Upper Immediate) differ in whether the immediate is loaded into the least-significant or most-significant 10 bits of each destination element.
- (*3) Use existing instructions for loading doubleword constants.
- (*4) Saturation is not supported at doubleword size, nor averaging add/subtract.
- (*5) Operations SH1ADD and SSH1SADD are not supported for bytes.
- (*6) The instructions that add/subtract even/odd elements (PAS.HX, PSA.HX, etc.) exist for complex arithmetic, which is not equally supported for byte-size components.
- (*7) A single RV32 register can hold only one 32-bit word, so cannot contain two elements to swap. The equivalent function is performed by two scalar instructions, such as ADD and SUB.
- (*8) A single RV64 register can hold only one 64-bit doubleword, so cannot contain two elements to swap. The equivalent function is performed by two scalar instructions, such as ADD and SUB.

- (*9) Absolute difference can be computed in three operations: MAX, MIN, and SUB for DIF; or MAXU, MINU, and SUB for DIFU. Absolute value can be computed either with the scalar ABS instruction or in two operations: SUB to negate, then MINU of the original and negated values.
- (*10) Saturating absolute value SABS can be computed in two operations: SSUB to negate with saturation, then MINU of the original and negated values.
- (*11) Sum of absolute difference is not supported for sizes larger than bytes.

B RV32/RV64	H RV32/RV64	W		D RV64 only
		RV32	RV64	
(*1)	PSEXTB.H	(SEXT.B)	PSEXTB.W	(SEXT.B)
	PSATI.H	(SEXT.H)	PSEXT.H.W	(SEXT.H)
	PUSATI.H	SATI	PSATI.W	SATI
		USATI	PUSATI.W	USATI
PSLLI.B	PSLLI.H	(SLLI)	PSLLI.W	(SLLI)
PSLL.B.B0	PSLL.H.H0	(SLL)	PSLL.W.W0	(SLL)
PSRLI.B	PSRLI.H	(SRLI)	PSRLI.W	(SRLI)
PSRL.B.B0	PSRL.H.H0	(SRL)	PSRL.W.W0	(SRL)
PSRAI.B	PSRAI.H	(SRAI)	PSRAI.W	(SRAI)
PSRA.B.B0	PSRA.H.H0	(SRA)	PSRA.W.W0	(SRA)
(*1)	PSSLAI.H	SSLAI	PSSLAI.W	(*2)
	PSRARI.H	SRARI	PSRARI.W	SRARI
	PSSHA.H.H0	SSHA	PSSHA.W.W0	SHA (*2)
	PSSHAR.H.H0	SSHAR	PSSHAR.W.W0	SHAR
PMIN.B	PMIN.H	(MIN)	PMIN.W	(MIN)
PMINU.B	PMINU.H	(MINU)	PMINU.W	(MINU)
PMAX.B	PMAX.H	(MAX)	PMAX.W	(MAX)
PMAXU.B	PMAXU.H	(MAXU)	PMAXU.W	(MAXU)
PMSEQ.B	PMSEQ.H	MSEQ	PMSEQ.W	(*3)
PMSLT.B	PMSLT.H	MSLT	PMSLT.W	
PMSLTU.B	PMSLTU.H	MSLTU	PMSLTU.W	

- (*1) These operations are not supported for bytes: arbitrary-width saturation (SAT, USAT) and advanced arithmetic shifts (SSLA, SRAR, SSHA, and SSHAR).
- (*2) Saturation is not supported at doubleword size.
- (*3) Condition masks are not supported at doubleword size. Use existing instructions for conditional execution, or negate the result of a standard SLT or SLTU to form a 64-bit mask.

B:B→H RV32/RV64	H:H→W RV32	RV64	W:W→D RV64 only
PPACK.H PPACKBT.H PPACKTB.H PPACKT.H	(PACK) PACKBT PACKTB PACKT	PPACK.W PPACKBT.W PPACKTB.W PPACKT.W	(PACK) PACKBT PACKTB PACKT

B RV32	RV64	H RV32	RV64	W RV64 only
(REV8)		(*1)	REV16	(*1)
(*2)	ZIP8P ZIP8HP	(PACK) (*2) PACKT	ZIP16P ZIP16HP	(PACK) PACKT
(*3)	UNZIP8P UNZIP8HP	(PACK) PACKT	UNZIP16P UNZIP16HP	(PACK) PACKT

- (*1) The upper and lower halves of a register can be swapped using PACKTB.
- (*2) For RV32, the equivalent of both ZIP8P and ZIP8HP can be done together by a single WZIP8P instruction, and the equivalent of both ZIP16P and ZIP16HP can be done together by a single WZIP16P instruction.
- (*3) For RV32, the functions of UNZIP8P and UNZIP8HP can be achieved by instruction PNSRL.B (narrowing shift-right), with a shift distance of 0 for UNZIP8P or 8 for UNZIP8HP.

scalar only RV32/RV64			RV64
ABS (CLZ) CLS REV	SLX SRX	MVM MVMN MERGE	ABSW (CLZW) CLSW

2.2 One or more operands are even-odd register pairs (RV32 only)

RV32 only, register-pair destination		
B→H	H→W	W→D
PWADD.B	PWADD.H	WADD
PWADDA.B	PWADDA.H	WADDA
PWADDU.B	PWADDU.H	WADDU
PWADDAU.B	PWADDAU.H	WADDAU
PWSUB.B	PWSUB.H	WSUB
PWSUBA.B	PWSUBA.H	WSUBA
PWSUBU.B	PWSUBU.H	WSUBU
PWSUBAU.B	PWSUBAU.H	WSUBAU
PWSLLI.B	PWSLLI.H	WSLLI
PWSLL.B.B0	PWSLL.H.H0	WSLL
PWSLAI.B	PWSLAI.H	WSLAI
PWSLA.B.B0	PWSLA.H.H0	WSLA

RV32 only, register-pair destination		
B	H	W
WZIP8P	WZIP16P	(*1)

(*1) For RV32, the equivalent function for words is accomplished by two MV instructions.

RV32 only, register-pair operands			
B	H	W	D
PLI.DB	PLI.DH PLUI.DH	(*1)	(*2)
PADD.DB PSUB.DB PSADD.DB PSADDU.DB PSSUB.DB PSSUBU.DB PAADD.DB PAADDU.DB PASUB.DB PASUBU.DB	PADD.DH PSUB.DH PSADD.DH PSADDU.DH PSSUB.DH PSSUBU.DH PAADD.DH PAADDU.DH PASUB.DH PASUBU.DH	PADD.DW PSUB.DW PSADD.DW PSADDU.DW PSSUB.DW PSSUBU.DW PAADD.DW PAADDU.DW PASUB.DW PASUBU.DW	ADDD SUBD
(*3)	PSH1ADD.DH PSSH1SADD.DH	PSH1ADD.DW PSSH1SADD.DW	
(*4)	PAS.DHX PSA.DHX PSAS.DHX PSSA.DHX PAAS.DHX PASA.DHX	(*5)	<i>not applicable</i> (*6)
PDIF.DB PDIFU.DB PSABS.DB	PDIF.DH PDIFU.DH PSABS.DH	(*7) (*8)	(*2)

- (*1) PLI.DW and PLUI.DW would be inconvenient to support because RV32 has no exactly corresponding scalar instruction for words.
- (*2) Few doubleword scalar instructions are provided for RV32. In particular, saturation is not supported at doubleword size, nor averaging add/subtract.
- (*3) Operations SH1ADD and SSH1SADD are not supported for bytes.
- (*4) The instructions that add/subtract even/odd elements exist for complex arithmetic, which is not equally supported for byte-size components.
- (*5) For RV32, swapping words (.DWX) is not supported. The equivalent function is performed by two scalar instructions, such as ADD and SUB.
- (*6) An RV32 register pair can hold only one 64-bit doubleword, so cannot contain two elements to swap.
- (*7) Absolute difference can be computed in three operations: MAX, MIN, and SUB for DIF; or MAXU, MINU, and SUB for DIFU. Absolute values of two words can be done with two ABS instructions.
- (*8) Saturating absolute value SABS can be computed in two operations: SSUB to negate with saturation, then MINU of the original and negated values.

RV32 only, register-pair first source (only)		
B	H	W
PREDSUM.DB PREDSUMU.DB	PREDSUM.DH PREDSUMU.DH	(*1)

- (*1) The equivalent function is accomplished by two ADD instructions, or a single WADDA or WADDAU.

RV32 only, register-pair operands			
B	H	W	D
	PSEXTB.DH	PSEXTB.DW	(*1)
(*2)	PSATI.DH PUSATI.DH	PSEXTH.DW PSATI.DW PUSATI.DW	
PSLLI.DB PSRLI.DB PSRAI.DB	PSLLI.DH PSRLI.DH PSRAI.DH	PSLLI.DW PSRLI.DW PSRAI.DW	
(*2)	PSSLAI.DH PSRARI.DH	PSSLAI.DW PSRARI.DW	
PMIN.DB PMINU.DB PMAX.DB PMAXU.DB	PMIN.DH PMINU.DH PMAX.DH PMAXU.DH	PMIN.DW PMINU.DW PMAX.DW PMAXU.DW	
PMSEQ.DB PMSLT.DB PMSLTU.DB	PMSEQ.DH PMSLT.DH PMSLTU.DH	PMSEQ.DW PMSLT.DW PMSLTU.DW	

(*1) Few doubleword scalar instructions are provided for RV32. Doubleword shifts by a constant distance can be done in two instructions, making use of narrowing shift instructions NSRLI and NSRAI.

(*2) These operations are not supported for bytes: arbitrary-width saturation (SAT, USAT) and advanced arithmetic shifts (SSLA, SRAR).

RV32 only, register-pair first source and destination			
B	H	W	D
PADD.DB.B0	PADD.DH.H0	PADD.DW.W	(*1)
PSLL.DB.B0 PSRL.DB.B0 PSRA.DB.B0	PSLL.DH.H0 PSRL.DH.H0 PSRA.DH.H0	PSLL.DW.W PSRL.DW.W PSRA.DW.W	
(*2)	PSSHA.DH.H0 PSSHAR.DH.H0	PSSHA.DW.W PSSHAR.DW.W	

(*1) Few doubleword scalar instructions are provided for RV32.

(*2) Advanced arithmetic shifts are not supported for bytes.

RV32 only, register-pair operands		
B:B→H	H:H→W	W:W→D
PPACK.DH PPACKBT.DH PPACKTB.DH PPACKT.DH	PPACK.DW PPACKBT.DW PPACKTB.DW PPACKT.DW	(*1)

(*1) Few doubleword scalar instructions are provided for RV32. Packing two words into a doubleword is accomplished by two MV instructions.

RV32 only, register-pair first source (only)		
H→B	W→H	D→W
PNSRLI.B	PNSRLI.H	NSRLI
PNSRL.B.B0	PNSRL.H.H0	NSRL
PNSRAI.B	PNSRAI.H	NSRAI
PNSRA.B.B0	PNSRA.H.H0	NSRA
PNSRARI.B	PNSRARI.H	NSRARI
PNSRAR.B.B0	PNSRAR.H.H0	NSRAR
PNCLIP.B	PNCLIP.H	NCLIP
PNCLIP.B.B0	PNCLIP.H.H0	NCLIP
PNCLIPRI.B	PNCLIPRI.H	NCLIPRI
PNCLIPR.B.B0	PNCLIPR.H.H0	NCLIPR
PNCLIPIU.B	PNCLIPIU.H	NCLIPIU
PNCLIPU.B.B0	PNCLIPU.H.H0	NCLIPU
PNCLIPRIU.B	PNCLIPRIU.H	NCLIPRIU
PNCLIPRU.B.B0	PNCLIPRU.H.H0	NCLIPRU

3 Instructions that perform multiplications

Besides the more general principles listed earlier, some additional ones apply specifically to the selection of multiplication instructions for the Base P extension:

- For byte \times byte multiplication, only full-width products ($B \times B \rightarrow H$) are supported directly by instructions, not byte-width products ($B \times B \rightarrow B$), because the latter do not maintain enough precision for most computations. Algorithms that actually need byte-size products must convert back from full-width, halfword-size products.
- For byte \times byte multiplication, multiply-add instructions are provided only in forms that do four-element-wide horizontal addition (4ADD), as these are believed to be sufficient for most needs. For any other cases, byte multiplication and subsequent addition can always be done using separate instructions.
- Instructions that multiply doublewords are not provided by the P extension.
- RV32 instructions with register-pair operands may not take more than 32 bits of factors to multiply from each of two source operands—i.e., 32 bits from the first source operand, and 32 bits from the second source operand. This limits the number of bits that may be multiplier inputs. (When more multiplier capability is needed for performance, developers are expected to step up to RV64P systems, or switch to the V extension.)

As before, the first subsection below presents the instructions that do not have register-pair operands, followed by a separate subsection for RV32-only instructions with register-pair destinations.

For instructions listed with suffix ‘.Hn’, the n is the number of a halfword element within the second source operand, either ‘0’ for bits 15:0 or ‘1’ for bits 31:16.

For suffixes ‘.Hnn’ and ‘.Wnn’, each n is an element number within a source operand, either ‘0’ or ‘1’. For halfwords, element number 0 is bits 15:0, and element number 1 is bits 31:16. For word size, element number 0 is bits 31:0, and element number 1 is bits 63:32. The first digit (‘0’ or ‘1’) corresponds to the first source operand, and the second digit corresponds to the second source operand. The only combinations allowed are ‘00’, ‘01’, and ‘11’. For signed-unsigned (SU) multiplications, the ‘01’ combination is not supported, only ‘00’ or ‘11’.

For instructions listed with suffix ‘.Bp’ or ‘.Hp’, the p is either ‘E’ for *even elements* or ‘O’ for *odd elements*. For suffixes ‘.Bpp’ and ‘.Hpp’, the pp is either ‘EE’ (even elements from both source operands), ‘EO’ (even elements from the first source, odd elements from the second source), or ‘OO’ (odd elements from both source operands). For signed-unsigned (SU) multiplications, the ‘EO’ combination is not supported, only ‘EE’ or ‘OO’.

3.1 No operands are register pairs

B×B→B RV32/RV64	H×H→H RV32/RV64		W×W→W	
			RV32	RV64
(*1)	PMULH.H	(MULH)	PMULH.W	
	PMULHR.H	MULHR	PMULHR.W	
	PMULHSU.H	(MULHSU)	PMULHSU.W	
	PMULHRSU.H	MULHRSU	PMULHRSU.W	
	PMULHU.H	(MULHU)	PMULHU.W	
	PMULHRU.H	MULHRU	PMULHRU.W	
	PMULQ.H	MULQ	PMULQ.W	
	PMULQR.H	MULQR	PMULQR.W	
	PMHACC.H	MHACC	PMHACC.W	
	PMHRACC.H	MHRACC	PMHRACC.W	
	PMHACCSU.H	MHACCSU	PMHACCSU.W	
	PMHRACCSU.H	MHRACCSU	PMHRACCSU.W	
	PMHACCU.H	MHACCU	PMHACCU.W	
	PMHRACCU.H	MHRACCU	PMHRACCU.W	

(*1) For byte × byte multiplication, instructions are provided only for full-width products (B×B→H), not byte-width products (B×B→B).

B×B→B→H RV32/RV64	H×H→H→W RV32		RV64	W×W→W→D RV64 only
	(*1)	MQACC.Hnn	PMQACC.W.Hpp	
MQRACC.Hnn		PMQRACC.W.Hpp		MQRACC.Wnn
PMQ2ADD.H				PMQ2ADD.W
PMQ2ADDA.H				PMQ2ADDA.W
PMQR2ADD.H				PMQR2ADD.W
PMQR2ADDA.H				PMQR2ADDA.W

(*1) For byte × byte multiplication, instructions are provided only for full-width products (B×B→H), not byte-width products (B×B→B).

$B \times B \rightarrow H$ RV32/RV64	$H \times H \rightarrow W$ RV32 RV64		$W \times W \rightarrow D$ RV64 only
PMUL.H.Bpp PMULSU.H.Bpp PMULU.H.Bpp	MUL.Hnn MULSU.Hnn MULU.Hnn	PMUL.W.Hpp PMULSU.W.Hpp PMULU.W.Hpp	MUL.Wnn MULSU.Wnn MULU.Wnn
(*1)	MACC.Hnn MACCSU.Hnn MACCU.Hnn	PMACC.W.Hpp PMACCSU.W.Hpp PMACCU.W.Hpp	MACC.Wnn MACCSU.Wnn MACCU.Wnn
	PM2ADD.H PM2ADDA.H PM2ADDSU.H PM2ADDASU.H PM2ADDU.H PM2ADDAU.H PM2ADD.HX PM2ADDA.HX PM2SADD.H (*2) PM2SADD.HX PM2SUB.H PM2SUBA.H PM2SUB.HX PM2SUBA.HX		PM2ADD.W PM2ADDA.W PM2ADDSU.W PM2ADDASU.W PM2ADDU.W PM2ADDAU.W PM2ADD.WX PM2ADDA.WX (*3) PM2SUB.W PM2SUBA.W PM2SUB.WX PM2SUBA.WX

(*1) For byte \times byte multiplication, the only multiply-add instructions provided are those with four-element-wide horizontal addition (4ADD).

(*2) Saturation of the horizontal addition (2SADD) will occur only when all four source halfwords equal $-0x8000$. Versions of these instructions that accumulate are not provided because saturation is not supported for an accumulate operation. To get the effect of multiply-accumulate, a PM2SADD.H or PM2SADD.HX will most likely be combined with SADD or PSADD.DW (RV32) or PSADD.W (RV64).

(*3) Saturation is not supported at doubleword size.

$B \times B \rightarrow H \rightarrow W$ RV32/RV64	$H \times H \rightarrow W \rightarrow D$ RV64 only
PM4ADD.B PM4ADDA.B PM4ADDSU.B PM4ADDASU.B PM4ADDU.B PM4ADDAU.B	PM4ADD.H PM4ADDA.H PM4ADDSU.H PM4ADDASU.H PM4ADDU.H PM4ADDAU.H

$H \times B \rightarrow H$ RV32/RV64	$W \times H \rightarrow W$ RV32 RV64	
PMULH.H.Bp PMULHSU.H.Bp	MULH.Hn MULHSU.Hn	PMULH.W.Hp PMULHSU.W.Hp
PMHACC.H.Bp PMHACCSU.H.Bp	MHACC.Hn MHACCSU.Hn	PMHACC.W.Hp PMHACCSU.W.Hp

3.2 Destination is an even-odd register pair (RV32 only)

RV32 only, register-pair destination		
$B \times B \rightarrow B \rightarrow H$	$H \times H \rightarrow H \rightarrow W$	$W \times W \rightarrow W \rightarrow D$
(*1)	PMQWACC.H PMQRWACC.H	MQWACC MQRWACC

(*1) For byte \times byte multiplication, instructions are provided only for full-width products ($B \times B \rightarrow H$), not byte-width products ($B \times B \rightarrow B$).

RV32 only, register-pair destination		
$B \times B \rightarrow H$	$H \times H \rightarrow W$	$W \times W \rightarrow D$
PWMUL.B	PWMUL.H	WMUL
PWMULSU.B	PWMULSU.H	WMULSU
PWMULU.B	PWMULU.H	WMULU
(*1)	PWMACC.H PWMACCSU.H PWMAccU.H	WMACC WMACCSU WMAccU

(*1) For byte \times byte multiplication, the only multiply-add instructions provided are those with four-element-wide horizontal addition (4ADD).

RV32 only, register-pair destination	
$B \times B \rightarrow H \rightarrow W$	$H \times H \rightarrow W \rightarrow D$
(*1)	PM2WADD.H PM2WADDA.H PM2WADDSU.H PM2WADDASU.H PM2WADDDU.H PM2WADDAU.H PM2WADD.HX PM2WADDA.HX PM2WSUB.H PM2WSUBA.H PM2WSUB.HX PM2WSUBA.HX

(*1) For byte \times byte multiplication, the only multiply-add instructions provided are those with four-element-wide horizontal addition (4ADD).